

RFLM-102202Qx-290

Quasi Active High Power L Band PIN Diode Limiter Module - SMT

Features:

•	Frequency Range:	1.0 to 2.0 GHz
•	High Average Power Handling:	+50 dBm
•	High Peak Power Handling:	+60 dBm
•	Low Insertion Loss:	< 0.30 dB
•	Return Loss:	>17 dB
•	Low Flat Leakage Power :	<17 dBm
•	Low Spike Energy Leakage:	<0.5 ergs
•	Surface Mount L- Band Limiter Module:	8mm x 5mm x 2.5mm

- Optional DC Coupling Capacitors
- No external control lines or power supply required
- RoHS Compliant

Description:

The RFLM-102202Qx-290 SMT Silicon PIN Diode Limiter Modules offer both High Power CW and Peak protection in the L-Band region. They are based on a proven hybrid assembly technique utilized extensively in high reliability, mission critical applications. The RFLM102202Qx-290 offers excellent thermal characteristics in a compact, low profile 8mm x 5mm x 2.5mm package. The RFLM-102202Qx-290 is designed for optimal small signal insertion loss permitting extremely low receiver noise figure while simultaneously offering excellent large input signal Flat Leakage for effective receiver protection in the L Band frequency range.

The limiter RF circuit characteristics provide outstanding passive receiver protection (always on) which protects against High Average Power up to +50 dBm, High Peak Power up to +60 dBm pulsed, maintains low flat leakage to less than 17 dBm, and reduces Spike Leakage to less than 0.5 ergs.

ESD and Moisture Sensitivity Rating

The RFLM102202QX-290 Limiter Module carries a Class 1C ESD rating (HBM) and an MSL 1 moisture rating.


Thermal Management Features

The RFLM-102202Qx-290 based substrate has been design to offer superior long term reliability in the customer's application by utilizing ultra-thin Au plating to combat Au embrittlement concerns. Also, a proprietary design methodology has minimized the thermal resistance from the PIN Diode junction to base plate (R_{THJ-A}). The two stage limiter design employs a ultra fast acting Clean Up Stage and quarter wavelength spacer circuit which permits ultra-fast turn on of the Coarse Stage High Power PIN Diodes. This circuit topology coupled with the thermal characteristic of the substrate design enables reliably handling High Input RF Power up to +50 dBm CW and RF Peak Power levels up to +60 dBm (25 uSec pulse width @ 5% duty cycle with base plate temperature at +85°C).


Optional RF Coupling Capacitors

The RFLM-102202Qx-290 is offered in three different configurations: no RF coupling capacitors (x=A), a single input RF coupling capacitor (x=B), or both input & output RF coupling capacitors (x=C) as is show in the three options below:


RFLM-102202QA-290 Limiter Module Schematic - No RF Coupling Capacitors



RFLM-102202QB-290 Limiter Module Schematic - RF Input Coupling Capacitors



RFLM-102202QC-290 Limiter Module Schematic - RF Input & Output Coupling Capacitors



Absolute Maximum Ratings

@ Zo=50 Ω , T_A= +25 $^{\circ}$ C as measured on the base ground surface of the device.

Parameter	Conditions	Absolute Maximum Value
Operating Temperature		-65°C to 125°C
Storage Temperature		-65°C to 150°C
Junction Temperature		175°C
Assembly Temperature	T = 30 seconds	260°C
RF Peak Incident Power	T _{CASE} = +85°C, source and load VSWR < 1.2, RF Pulse width = 25 usec, duty cycle = 5%, derated linearly to 0 W at T _{CASE} = +150°C (See note 1)	+60 dBm
RF CW Incident Power		+50 dBm
RF Input & Output DC Block Capacitor Voltage Breakdown		100 VDC

Note 1: T_{CASE} is defined as the temperature of the bottom ground surface of the device.

RFLM102202Qx-290 Electrical Specifications


@ Zo=50 Ω , TA= +25oC as measured on the base ground surface of the device.

Parameters	Symbol	Test Conditions	Min Value	Typ Value	Max Value	Units
Frequency	F	1 GHz ≤ F ≤ 2 GHz	0.4		2	GHz
Insertion Loss	IL	1 GHz ≤ F ≤ 2 GHz, P _{in} = 0 dBm		0.25	0.35	dB
Insertion Loss Rate of Change vs Operating Temperature	ΔIL	1 GHz ≤ F ≤ 2 GHz, Pin ≤ -10 dBm		0.005		dB/°C
Return Loss	RL	1 GHz ≤ F ≤ 2 GHz, Pin= 0 dBm	15	17		dB
Input 1 dB Compression Point	IP _{1dB}	1 GHz ≤ F ≤ 2 GHz		10	12	dBm
2 nd Harmonic	2F _o	P _{in} = 0 dBm, F _o = 2.0 GHz		-50	-45	dBc
Peak Incident Power	P _{inc (PK)}	RF Pulse = 25 usec, duty cycle = 5% , $t_{rise} \le 2us$, $t_{fall} \le 2$ usec			60	dBm
CW Incident Power	Pi _{nc(CW)}	1 GHz ≤ F ≤ 2 GHz			50	dBm
Flat Leakage	FL	P_{in} = 60 dBm, RF Pulse width = 25 us, duty cycle = 5%, t_{rise} ≤ 2 us, t_{fall} ≤ 2 us		17	19	dBm
Spike Leakage	SL	Pin = 60 dBm, RF Pulse width = 25 us, duty cycle = 5%		0.5	0.6	erg
	T_R	50% falling edge of RF Pulse to 1 dB IL, Pin = 50 dBm peak, RF PW = 25 us, duty cycle = 5%, trise ≤ 2us, t _{fall} ≤ 1 usec		1	2	
Recovery Time	. K	50% falling edge of RF Pulse to 1 dB IL, Pin = 60 dBm peak, RF PW = 50 us, duty cycle = 10%, trise \leq 2us, $t_{fall} \leq$ 1 usec		1.5	3	usec


RFLM-102202Qx-290 Typical Performance

 Z_o = 50 Ω , T_{CASE} = 25 $^{\circ}$ C, PIN = -20 dBm as measured on the Ground Plane of the device.


RFLM-102202QC-290 Insertion Loss vs Frequency



RFLM-102202QC-290 Return Loss vs Frequency




RFLM-102202QC-290 Flat Leakage: Input Power vs Output Power, CW, 2GHz



RFLM-102202QC-290 Flat Leakage Output Power vs Input Power

Pulse Width = 10usec; Duty Cycle = 1%; F = 2 GHz




Assembly Instructions


The RFLM-102202QX-290 may be attached to the printed circuit card using solder reflow procedures using either RoHS or Sn63/ Pb37 type solders per the Table and Temperature Profile Graph shown below:


Profile Parameter	Sn-Pb Assembly Technique	RoHS Assembly Technique
Average ramp-up rate (T _L to T _P)	3°C/sec (max)	3°C/sec (max)
Preheat Temp Min (T _{smin}) Temp Max (T _{smax}) Time (min to max) (t _s)	100°C 150°C 60 – 120 sec	100°C 150°C 60 – 120 sec
T _{smax} to T _L Ramp up Rate		3°C/sec (max)
Peak Temp (T _P)	225°C +0°C / -5°C	260°C +0°C / -5°C
Time within 5°C of Actual Peak Temp (T _P)	10 to 30 sec	20 to 40 sec
Time Maintained Above: Temp (T_L) Time (t_L)	183°C 60 to 150 sec	217°C 60 to 150 sec
Ramp Down Rate	6°C/sec (max)	6°C/sec (max)
Time 25°C to T _P	6 minutes (max)	8 minutes (max)

Solder Re-Flow Time-Temperature Profile



RFLM-102202Qx-290 Limiter Module Package Outline Drawing






Notes:

- Metalized area on backside is the RF, DC and Thermal ground. In user's end application this surface temperature must be managed to meet the power handling requirements.
- 2) Back side metallization is thin Au termination plating to combat Au embrittlement (Au plated over Cu).

Recommended RF Circuit Solder Footprint for the RFLM102202Qx-290




Notes:

- 1) Recommended PCB material is Rogers 4350B, 10 mils thick (RF Input and Output trace width needs to be adjusted from the recommended footprint.)
- 2) Hatched area is RF, DC and Thermal Ground. Vias should be solid Cu filled and Au plated for optimal heat transfer from backside of Limiter Module through circuit vias to thermal ground.

Thermal Design Considerations:

The design of the RFLM-102202Qx-290 family of Limiter Modules permits the maximum efficiency in thermal management of the PIN Diodes while maintaining extremely high reliability. Optimum Limiter performance and reliability of the device can be achieved by the maintaining the base ground surface temperature of less than 85°C.

There must be a minimal thermal and electrical resistance between the limiter bottom surface and ground. Adequate thermal management is required to maintain a T_{JC} at less than +175°C and thereby avoid adversely affecting the semiconductor reliability. Special care must be taken to assure that minimal voiding occurs in the solder connection in the area shaded in red in the figure shown below:



Part Number Ordering Detail:

The RFLM-102202QXx290 family of Limiter Modules are available in the following formats:

Part Number	Description	Packaging
RFLM-102202QA-290	L-Band Limiter, No DC Blocking Caps	Gel Pack
RFLM-102202QB-290	L-Band Limiter, Input Blocking Cap Only	Gel Pack
RFLM-102202QC-290	L-Band Limiter, Input & Output Blocking Caps	Gel Pack